Client's ref. :91017

Our ref: 0516-9427us/final/Cherry

TITLE

GATE PROCESS AND GATE STRUCTURE FOR AN EMBEDDED MEMORY DEVICE

BACKGROUND OF THE INVENTION

5 Field of the Invention

10

15

20

25

The invention relates to an embedded memory device, and more particularly to a gate process and a gate structure of an embedded memory device in order to prevent damage to a tunnel oxide and a dielectric structure in a memory array area in a subsequent cleaning process for removing a native oxide layer.

Description of the Related Art:

An embedded memory device, called a SOC (system on a chip) device, integrates memory cells and logic circuits on the same substrate, in which the memory data stored in the memory area is operated by logic circuits. Currently in the semiconductor industry, a DRAM (dynamic random access memory) cell, an SRAM (static random access memory) cell, and a flash memory cell are extensively used in embedded memory devices.

The flash memory cell comprises a floating gate for storing charge and a control gate for controlling the voltage of a world line, in which the voltages of the word line and source/drain electrodes are coordinated to control the charge-stored capacity of the floating gate and determine the on/off state of a transistor. Thus, the flash memory is also called an erasable programmable read only

١

10

15

20

25

30

1

memory (EPROM). In a conventional gate process for the flash memory device, a tunnel oxide film is formed between a silicon substrate and a floating gate, and then an ONO dielectric structure and a control gate are successively formed on the floating gate. The quality control of the tunnel oxide film is one important factor in the operating speed of the flash memory. In many approaches for combining the memory process and the standard logic process, however, the formation of a gate oxide in the peripheral logic area causes damage to the tunnel oxide in the memory area, thus deteriorating the electrical performance of the flash memory.

1A to 1D are cross-sections illustrating a conventional gate process for an embedded memory device. FIG. 1A, a semiconductor silicon substrate 10 is provided with a memory cell area I and a logic circuit area II. First, a first silicon oxide layer 12 is grown on the substrate 10, and semiconductor silicon then structure 20 used for a flash memory device is formed on the memory cell area I. The gate structure 20 comprises a floating gate layer 14, an ONO dielectric layer 16 and a control gate layer 18. Thus, the first silicon oxide layer sandwiched between the gate structure 20 semiconductor silicon substrate 10 serves as a tunnel oxide Next, in FIG. 1B, using deposition and dry layer 12a. etching, a silicon oxide spacer 22 is formed on the sidewall of the gate structure 20.

Next, in FIG. 1C, a pre-cleaning process is performed on the semiconductor silicon substrate 10 to remove the first silicon oxide layer 12 outside the gate structure 20.

Client's ref. :91017

5

10

15

20

25

Our ref: 0516-9427us/final/Cherry

Next, in FIG. 1D, a thermal oxidation process is employed to grow a second silicon oxide layer 24 on the entire surface of the substrate 10. Finally, using deposition, photolithography and etching, a gate layer 26 is formed on the second silicon oxide layer 24 within the logic circuit area II, in which the second silicon oxide layer 24 sandwiched between the gate layer 26 and the substrate 10 serves as a gate oxide layer 24a.

The pre-cleaning process is used to remove a native oxide layer from the logic circuit area II, which is beneficial for the subsequent gate oxide process. In dipping the substrate 10 into an etching solution used in the pre-cleaning process, however, the etching solution damage the silicon oxide spacer 22, even the tunnel oxide layer 12a and the ONO dielectric layer 16, thus losing control of the thickness and film quality of the tunnel oxide layer 12a. Accordingly, a novel gate process for preventing damage to the tunnel oxide layer 12a and the ONO dielectric layer 16 in the subsequent cleaning process is called for.

SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is to provide a gate process and a gate process for an embedded memory device, which can prevent damage to a tunnel dielectric layer and a dielectric structure on a memory cell area from a subsequent pre-cleaning process for removing a native oxide layer.

Client's ref. :91017

5

10

15

20

Our ref: 0516-9427us/final/Cherry

According to the object of the invention, a gate includes the following steps. A semiconductor silicon substrate has a memory cell area and a logic circuit dielectric layer first is formed semiconductor silicon substrate, and then a gate structure is formed on the first dielectric layer of the memory cell Next, a protective layer is formed on the first dielectric layer and the top and sidewall of the gate Next, an insulating spacer is formed on the protective layer disposed on the sidewall of the gate structure. Next, a pre-cleaning process is performed to remove the protective layer and the first dielectric layer on the logic circuit area. Next, a second dielectric layer is formed on the logic circuit area, and then a gate layer is formed on the second dielectric layer of the logic circuit area.

DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention.

FIGS. 1A to 1D are cross-sections illustrating a conventional gate process for an embedded memory device.

FIGS. 2A to 2L are cross-sections illustrating a gate process for an embedded memory device according to the present invention.

10

15

20

25

DETAILED DESCRIPTION OF THE INVENTION

The prevent invention provides a gate process and a gate structure for an embedded memory device in order to prevent damage to a tunnel oxide layer in a subsequent cleaning process for removing a native oxide layer. The present invention is applied to an integrated process for combining a memory cell and logic circuits, in which the memory device is a DRAM cell or a flash memory cell.

FIGS. 2A to 2L are cross-sections illustrating a gate process for an embedded memory device according to the In FIG. 2A, a semiconductor silicon present invention. substrate 30 is provided with a memory cell area I and a logic circuit area II. First, a first dielectric layer 32 formed on the semiconductor silicon substrate 30. Preferably, a thermal oxidation process is employed to grow a silicon oxide layer on the semiconductor silicon substrate Then, using deposition, photoresist pattern transfer and dry etching, a gate structure 40 used for a flash memory device is formed on the memory cell area I. Thus, the first dielectric layer 32 sandwiched between the gate structure 40 and the substrate 30 serves as a tunnel dielectric layer The gate structure 40 comprises a first conductive layer 34 formed on the tunnel dielectric layer 32a, a dielectric structure 36 formed on the first conductive layer and a second conductive layer 38 formed on the dielectric structure 36. Preferably, the first conductive layer 34 is a polysilicon layer, the dielectric structure 36 is an ONO (oxide-nitride-oxide) dielectric structure, and the second conductive layer 38 is a polysilicon layer.

5

10

15

20

25

30

Next, in FIG. 2B, a protective layer 42 is formed on the entire surface of the semiconductor silicon substrate 30 to cover the gate structure 40 and the tunnel dielectric layer 32a. Preferably, a thermal oxidation process is employed to conformally deposit a silicon oxide layer with a thickness of 50~500Å. Alternatively, a CVD (chemical vapor deposition) process or an LPCVD (low pressure CVD) process is employed to conformally deposit a silicon nitride layer with a thickness of 50~500Å.

Next, in FIG. 2C, an insulating layer 44 is formed to cover the entire surface of the semiconductor silicon Preferably, a PECVD (plasma enhanced CVD) substrate 30. process or an LPCVD process is employed with TEOS (tetra ethyl ortho silicate) as the precursor to form a silicon oxide layer with a thickness of 50~500Å. Alternatively, a PECVD process or an LPCVD process is employed to conformally deposit a silicon nitride layer with a thickness 50~500Å. Next, in FIG. 2D, dry etching is employed to remove the insulating layer 44 outside the sidewall of the gate structure 40, thus the insulating layer 44 remaining on the protective layer 42 on the sidewall of the gate structure 40 serves as a insulating spacer 44a.

After completing the tunnel dielectric layer 32a, the gate structure 40 and the insulating spacer 44a within the memory cell area I, another gate process for the logic circuit area II is now described. In FIG. 2E, a precleaning process is performed on the semiconductor silicon substrate 30 to remove the native oxide layer within the logic circuit area II, which is favorable for a subsequent gate oxide process. Preferably, the semiconductor silicon

5

10

15

20

25

substrate 30 is dipped into an etching solution to remove the exposed regions of the first dielectric layer 32 and the protective layer 42. Although the etching solution damage a portion of the insulating spacer 44a, and even a portion of the protective layer 42 underneath the insulating spacer 44a, the protective layer 42 still effectively prevents damage to the tunnel dielectric layer 32a and the dielectric structure 36 from the etching solution. This ensures the thickness and film quality of the tunnel dielectric layer 32a and the dielectric layer 32a and the dielectric structure 36.

Next, in FIG. 2F, a second dielectric layer 46 is formed on the entire surface of the semiconductor silicon substrate 30. Preferably, a thermal oxidation process is employed to grow a silicon oxide layer to cover the gate structure 40 on the memory cell area I and the surface of the semiconductor silicon substrate 30 on the logic circuit area II.

Thereafter, in FIG. 2G, a third conductive layer 48 is deposited on the second dielectric layer 46. Preferably, an LPCVD process is employed to deposit a polysilicon layer on the second dielectric layer 46. Next, in FIG. 2H, a first photoresist layer 50 is formed to cover the third conductive layer 48 on the logic circuit area II, thus exposing the third conductive layer 48 on the memory cell area I. Next, in FIG. 2I, using the first photoresist layer 50 as a mask, the third conductive layer 48 is etched away from the memory cell area I is removed. Then, in FIG. 2J, the first photoresist layer 50 is removed, thus the third conductive layer 48 is merely patterned on the logic circuit area II.

Finally, in FIG. 2K, a second photoresist layer 52 is formed to cover the memory cell area I and has a pattern corresponding to a gate layer on the logic circuit area II. Next, in FIG. 2L, the exposed region of the third conductive layer 48 is removed, and then the second photoresist layer 52 is removed. Thus, in the logic circuit area II, the third conductive layer 48 serves as a gate layer 48a, and the second dielectric layer 46 sandwiched between the gate layer 48a and the semiconductor silicon substrate 30 serves as a gate dielectric layer 46a.

Compared with the conventional method, the present invention provides the protective layer 42 on the top and sidewall of the gate structure 40 prior to the formation of the insulating spacer 44a, thus the protective layer 42 prevents damage to the tunnel dielectric layer 32a and the dielectric structure 36 in the subsequent pre-cleaning process. This sustains the thickness and film quality of the tunnel dielectric layer 32a and the dielectric structure 36 to ensure the electrical performance of the embedded memory device.

While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

5

10

15

20

25